

Attorney Docket No. 07716.P001

PATENT

2825  
EPW

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

**TSENG, KENNETH**

Serial No.: 10/078,732

Filing Date: February 19, 2002

For: Variable Stage Ratio Buffer Insertion  
For Noise Optimization in a Logic  
Network

Examiner: Binh C. Tat

Art Unit: 2825

## Information Disclosure Statement

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Enclosed is a copy of Information Disclosure Citation Form PTO-1449A together with a copy of the documents cited on that form. It is respectfully requested that the cited documents be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449A be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made and is not to be construed as an admission that the information cited in this statement is material to patentability.

Pursuant to 37 C.F.R. § 1.97, this Information Disclosure Statement is being submitted under one of the following (as indicated by an "X" to the left of

03/30/2005 MMEKONEN 00000024 10078732

01 FC:1806

180.00 DP

07716.P001

the appropriate paragraph):

\_\_\_\_\_ 37 C.F.R. §1.97(b).

XX 37 C.F.R. §1.97(c). If so, then enclosed with this Information Disclosure Statement is one of the following:

\_\_\_\_\_ A statement pursuant to 37 C.F.R. §1.97(e) or

XX A check for \$180.00 for the fee under 37 C.F.R. § 1.17(p).


\_\_\_\_\_ 37 C.F.R. §1.97(d). If so, then enclosed with this Information Disclosure Statement are the following:

- (1) A statement pursuant to 37 C.F.R. §1.97(e); and
- (2) A check for \$180.00 for the fee under 37 C.F.R. §1.17(p) for submission of the Information Disclosure Statement.

Please charge any shortages of fees or credit any overcharges of fees to our Deposit Account No. 50-2060.

Respectfully submitted,  
**BURGESS & BEREZNAK, LLP**


Dated: 3/24, 2005

  
Bradley J. Berezna  
Attorney for Applicant  
Registration No. 33,474


**FIRST CLASS CERTIFICATE OF MAILING**  
**(37 C.F.R. § 1.8(a))**

I hereby certify that the foregoing INFORMATION DISCLOSURE STATEMENT is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on March 24, 2005.

\_\_\_\_\_  
John Berezna  
Name of Person Mailing Correspondence

  
\_\_\_\_\_  
Signature

03/24/2005  
\_\_\_\_\_  
Date



<b>Form PTO-1449 (Modified)</b>				<b>Atty Docket No.:</b> 07716.P001		<b>Serial No.:</b> 10/078,732		
<b>List of Patents and Publications Statement</b>  (Use several sheets if necessary)				<b>Applicants:</b> Tseng, Kenneth				
				<b>Filing Date:</b> 02/19/2002				
<b>REFERENCE DESIGNATION</b>				<b>U.S. PATENT DOCUMENTS</b>				
<b>Exam. Initial</b>		<b>Date</b>	<b>Document Number</b>	<b>Name</b>	<b>Class</b>	<b>Sub-Class</b>	<b>Filing Date</b>	
<b>FOREIGN PATENT DOCUMENTS</b>								
<b>No.</b>		<b>Document No.</b>	<b>Date</b>	<b>Country</b>	<b>Name</b>	<b>Class</b>	<b>Sub-Class</b>	<b>Trans-lation</b>
<b>OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)</b>								
		"What is the Appropriate Model for Crosstalk Control?," Lou Sheffer, Cadence Design Systems, 2000 IEEE, pp. 315-320						
		"Buffer Insertion for Noise and Delay Optimization," Charles Alpert, et al., IEEE Transactions on Computer-Aided Design on Integrated Circuits and Systems, Vol. 18 No. 11, November 1999, pp. 1633-1645						
<b>Examiner</b>				<b>Date Considered</b>				
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								